Stuff Sector
Prepared by
S.Santhosh (Admin)
Important questions
share it a link alone
Don't waste my hardwork and valuable time
Don't share as screenshot kind request
most viewed dept will get update at first So Dont screenshot and share
UNIT-1Don't share as screenshot -Stuff sector1.K-Map using NAND , NOR gates(SOP,POS)2. canonical forms min term and max term UNIT-21.Full Addition ,Subtraction ,MUX2.rare: Parity Generator/Checker,BCD Adder,Don't share as screenshot -Stuff sectorUNIT-31.Conversion of one Flipflop to another2.JK FF,SR FFDon't share as screenshot -Stuff sector2.Sync sequential ckt**3.MOD 5 usingT FlipFlop4.Mealey model**UNIT-41.Types of hazardsDon't share as screenshot -Stuff sector2.Race in asynchronous sequential circuit design3.cycles and races rare UNIT-51. EPROM,EEPROM EAPROM.Don't share as screenshot -Stuff sector2.Comparison of Logic families
3.PLA,PAL design3. RTL design,TTL 2&3 input NAND gateDon't share as screenshot -Stuff sector
**Very important questions are bolded and may be asked based on this topic
PART-C
1.Compulsory Questions {a case study where the student will have to read and analyse the subject }mostly asked from unit 2, 5(OR) a situation given and you have to answer on your own
Don't share as screenshot -Stuff sector
**Very important questions are bolded and may be asked based on this topic
don't waste my hardwork and valuable time
Contact uS for more updates
*These questions are expected for the exams This may or may not be asked for exams All the best.... from admin Santhosh
Thanks for your love and support guys keep supporting and share let the Engineers know about Us and leave a comment below for better improvements If there is any doubt feel free to ask me I will clear if I can or-else I will say some solutions ..get me through WhatsApp for instant updates ~$tuff$£ctorSYllabuSUNIT I BASIC CONCEPTS
Review of number systems-representation-conversions, Review of Boolean algebra- theorems,
sum of product and product of sum simplification, canonical forms min term and max term,
Simplification of Boolean expressions-Karnaugh map, completely and incompletely specified
functions, Implementation of Boolean expressions using universal gates ,Tabulation methods.
UNIT II COMBINATIONAL LOGIC CIRCUITS
Problem formulation and design of combinational circuits - Code-Converters, Half and Full Adders,
Binary Parallel Adder – Carry look ahead Adder, BCD Adder, Magnitude Comparator, Decoder,
Encoder, Priority Encoder, Mux/Demux, Case study: Digital trans-receiver / 8 bit Arithmetic and
logic unit, Parity Generator/Checker, Seven Segment display decoder
UNIT III SYNCHRONOUS SEQUENTIAL CIRCUITS 9
Latches, Flip flops – SR, JK, T, D, Master/Slave FF, Triggering of FF, Analysis and design of
clocked sequential circuits – Design - Moore/Mealy models, state minimization, state
assignment,lock - out condition circuit implementation - Counters, Ripple Counters, Ring Counters,
Shift registers, Universal Shift Register. Model Development: Designing of rolling display/real time
clock.
UNIT IV ASYNCHRONOUS SEQUENTIAL CIRCUITS
Stable and Unstable states, output specifications, cycles and races, state reduction, race free
assignments, Hazards, Essential Hazards, Fundamental and Pulse mode sequential circuits,
Design of Hazard free circuits.
UNIT V LOGIC FAMILIES AND PROGRAMMABLE LOGIC DEVICES
Logic families- Propagation Delay, Fan - In and Fan - Out - Noise Margin - RTL ,TTL,ECL,
CMOS - Comparison of Logic families - Implementation of combinational logic/sequential logic
design using standard ICs, PROM, PLA and PAL, basic memory, static
ROM,PROM,EPROM,EEPROM EAPROM.
UNIT I BASIC CONCEPTS
Review of number systems-representation-conversions, Review of Boolean algebra- theorems,
sum of product and product of sum simplification, canonical forms min term and max term,
Simplification of Boolean expressions-Karnaugh map, completely and incompletely specified
functions, Implementation of Boolean expressions using universal gates ,Tabulation methods.
UNIT II COMBINATIONAL LOGIC CIRCUITS
Problem formulation and design of combinational circuits - Code-Converters, Half and Full Adders,
Binary Parallel Adder – Carry look ahead Adder, BCD Adder, Magnitude Comparator, Decoder,
Encoder, Priority Encoder, Mux/Demux, Case study: Digital trans-receiver / 8 bit Arithmetic and
logic unit, Parity Generator/Checker, Seven Segment display decoder
UNIT III SYNCHRONOUS SEQUENTIAL CIRCUITS 9
Latches, Flip flops – SR, JK, T, D, Master/Slave FF, Triggering of FF, Analysis and design of
clocked sequential circuits – Design - Moore/Mealy models, state minimization, state
assignment,lock - out condition circuit implementation - Counters, Ripple Counters, Ring Counters,
Shift registers, Universal Shift Register. Model Development: Designing of rolling display/real time
clock.
UNIT IV ASYNCHRONOUS SEQUENTIAL CIRCUITS
Stable and Unstable states, output specifications, cycles and races, state reduction, race free
assignments, Hazards, Essential Hazards, Fundamental and Pulse mode sequential circuits,
Design of Hazard free circuits.
UNIT V LOGIC FAMILIES AND PROGRAMMABLE LOGIC DEVICES
Logic families- Propagation Delay, Fan - In and Fan - Out - Noise Margin - RTL ,TTL,ECL,
CMOS - Comparison of Logic families - Implementation of combinational logic/sequential logic
design using standard ICs, PROM, PLA and PAL, basic memory, static
ROM,PROM,EPROM,EEPROM EAPROM.